Abstract-In the domain of VLSI design, the adders are always meant to be the most fundamental requirements for processors of high performance and other multicore devices. It is found that power dissipation is a major problem in the electronic devices. Power management integrated circuit (PMIC) is emphasized as battery-powered portable electronics such as smart phone are commonly used. In this paper we are designing a carry skip adder which consumes less power than the other conventional adders using dynamic threshold complementary metal oxide semiconductor (DTCMOS).Tthe circuit is designed using tanner EDA simulator of 32nm technology. Also the circuit is compared with the CMOS technology methods.
I. INTRODUCTION
The adders are most widely used digital circuits which performs addition of numbers. Especially processors and computers make use of adders in arithmetic logic units [1, 2] . The other operations which they perform in the processors are calculating table indices, addresses, and increment and decrement operators.for eg.,Ripple carry adder(RCA),carry look ahead adder(CLA),carry skip adder(CSKA),carry save adder(CSA)for multiple bit addition. The most basic circuits for adders are full adder, half adder and binary adder [3, 4] .
Analysis of adder circuits:
Full adder is a logic circuit which adds two input bits plus a carry-in bit and produces the outputs as a carry-out bit and a sum bit. To add an N-bit number, multiple full adders are implemented in which they are cascaded in parallel. Hence we go for such multiple bit adders to reduce time consumption.RCA is a logic circuit in which each full adder's carry out is given as the carry in for the next succeeding significant full adder. It is named so, as each carry bit gets rippled to the next stage. Now there exists a term propagation delay for such operation. It is the time elapsed between the application of the input and occurrence of its corresponding output [5, 6] .
Consider an example as NOT gate in which the output will be "1" when an input of "0" is given. The time taken for NOT gate's output "0" after an input "1" is given to the NOT gate's input is the propagation delay found here. Similarly we can say that the carry propagation delay is the time elapsed between the application of carry-in and the occurrence of the carry-out. In the circuit, the sum-out (S0) and carry-out (Cout) of first full adder is only valid after the propagation delay of first full adder. Similarly, S3 of fourth full adder is valid only after the combined propagation delays of first full adder to fourth full adder. Finally, we can conclude that the final output of RCA is valid only after the joint propagation delays of all the full adders present in it [7, 8] .
II. Existing Methodology:
A carry skip adder is a multiple bit adder which consists of a RCA with speed up carry chain known as skip chain. The chain is the distribution of ripple carry blocks constituting skip carry blocks finally gives a skip adder. The CSKA gives us a compromise between the RCA and CLA. 
Features:
 It speeds up the computations during comparison with RCA reducing path delay.
 When both the inputs of CSKA are not equal, it skips that stage particularly since the carry propagator is a XOR operation that is always high in this condition. The DTCMOS technique is a concept in which the input voltage is greater than zero for NMOS and negative for PMOS. Hence accordingly the threshold voltage gets reduced. This 
3.1.Dynamic thresholds are characterized as:
The dynamic threshold characteristics of a circuit are specified by VIHD and VILD. Those The implementation of CSKA circuit was done successfully and their respective results were obtained in the motive to reduce the power consumption. Firstly, the full adder circuit is designed using which ripple carry adder are constructed. Later the complete CSKA circuit is obtained using tanner EDA simulator as shown in figure. 11: Hence we can say that the circuit implemented using DTCMOS had much reduction of power consumption than the CMOS technology. Even the delay factor is reduced in this circuit as compared with the ripple carry adder.
